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[57] ABSTRACT 
An analog-to-digital converter in which an analog input 
signal is folded by a plurality of folding circuits whose 
moduli, and hence half folding periods, are mutually prime 
with respect to one another. Each folding circuit has an 
associated comparator ladder having one less comparator 
than the modulus of the folding circuit. The collective output 
of the ladders, i,e, the states of the comparators in the 
ladders, uniquely corresponds to input signal magnitude 
over a dynamic range equal to the product of the folding 
circuits' moduli, permitting a greater dynamic range for the 
converter for the number of comparators used. 
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HIGH RESOLUTION ENCODING CIRCUIT 
AND PROCESS FOR ANALOG TO DIGITAL 
CONVERSION 
BACKGROUND OF THE INVENTION 5 
2 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a graph illustrating the notion of folded wave-
forms. 
FIG. 2 is an electronic schematic showing a circuit 
according to an embodiment of the invention. 
High performance analog to digital converters typically 
employ a parallel configuration of analog folding circuits to 
symmetrically fold input signals prior to quantization by 
high-speed comparators. Such a circuit uses two comparator 10 
ladders, having a total of 2(2n12_1) comparators in the two 
legs together, where n is the bit resolution of the converter. 
The comparator ladder in each leg performs an nl2 bit binary 
encoding of the analog input. Because the number of levels 
depends exponentially on n, the number of comparators 15 
which one must employ rises exponentially with circuit 
resolution. This can make many engineering applications of 
such circuits expensive. Moreover, skew time-the time lag 
between receipt of analog input and delivery of quantized 
output-increases with increasing number of comparators; 20 
and as the number of comparators increases, the power they 
consume does also, leaving less system power available for 
signal detection, thus reducing system bandwidth. 
FIG. 3 is a graph illustrating the interrelationships of 
folded waveforms generated by the circuit of FIG. 1. 
FIG. 4 shows another embodiment of the invention. 
FIG. 5 is a graph, similar to that of FIG. 3, illustrating 
additional features of the embodiment of FIG. 4. 
DETAILED DESCRIPTION 
With particular reference to the drawing figures, FIG. 1 
shows three exemplary waveforms as functions of input 
signal v in' to illustrate the notion of folded waveforms. A 
folded waveform is a signal, generated responsive to a 
monotonically increasing input (here, v in), which periodi-
cally increases and decreases between maximum and mini-
mum levels with monotonically increasing input. The wave-
forms are even functions, i.e. mirror image symmetrical 
about the vertical axis in FIG. 1. Waveform 20 is a triangular 
SUMMARY OF THE INVENTION 
Accordingly, an object of the invention is to increase the 
bit resolution per comparator in analog-to-digital converters 
significantly beyond that which is currently available. 
Another object is to reduce the skew time in such circuits 
by reducing the number of comparators necessary for a 
given circuit bit resolution. 
Another object is to decrease the power consumption of 
such circuits, and increase circuit bandwidth, by reducing 
the total number of comparators necessary for a given circuit 
resolution. 
In accordance with these and other objects made apparent 
hereinafter, the invention concerns an analog to digital 
converter having N folding circuits, N being a positive, 
non-zero, integer greater than or equal to 2, which receive an 
analog input. Each of the folding circuits has an associated 
integer modulus mm n=l, ... , N, each of which moduli are 
relatively prime with respect to one another, and folds the 
input in accordance with a preselected folding function 
whose folding period is 2mn . 
The output of the folding circuits, when detected by an 
associated comparator ladder having as few as mn-l com-
parators per ladder, provide a digital output which uniquely 
corresponds to the amplitude of the analog input, with a 
dynamic range equal to the product of the moduli. Because 
the total number of comparators needed to detect the folding 
circuits' outputs are on the order of the sum of the moduli, 
the larger the moduli, the larger the ratio of dynamic range 
to the number of required comparators. One can implement 
the invention with relatively low power comparators, and 
still convert relatively high power analog signals. 
25 folded signal, waveform 22 is a rectified sinusoidal folded 
signal, and waveform 24 is a sinusoidal squared folded 
signal. The range of input magnitude over which such a 
folded signal repeats is the folding period v f" 
FIG. 2 shows a circuit according to the invention, having 
30 an input signal v in 10 fed in parallel to N folding circuits 12n, 
n=l, 2, ... , N, N~2. Each folding circuit 12 has a different 
integer modulus mn , the meaning of which is discussed 
below in reference to FIG. 3. Each circuit 12 folds input 10 
in accordance with a preselected folding function. Circuits 
35 to perform folding are known, and folding circuits per se 
form no part of this invention. The folding period of each 
circuit 12 is 2mn , i.e. vj(mn)=2mn , where vj(mn) is the folding 
period of the circuit 12n having modulus mn" The N moduli 
are relatively prime with respect to one another, i.e. no 
40 modulus has any common factor with any other of the 
moduli (other than 1). The N folding circuits 12 transform 
input signal 10 into N corresponding folded outputs which 
respective lines 161, 162, ... , 16N direct to respective 
detector ladders 141, 142 , ... , 14N . Each ladder 14 is 
45 composed of mn -1 signal comparators, or level detectors, 
Cm , Cm ,···, Cmm-l. (Cmm-l means the mn-lth 
com'parato} of the nth nladder, then'nth ladder being fed the 
output of a folding circuit of modulus mn .) Detectors C are 
preferably differential amplifiers, such as operational ampli-
50 fiers, biased via potentiometers 15 to trigger (change state) 
at appropriate input signal levels. However, detectors C 
could be any conventional difference amplifier, or simple 
diodes which are back biased at desired trigger signal levels, 
Output from each level detector C in signal ladders 14 is fed 
55 to decoder 18, which determines from the states of detectors 
C (i.e. on or off) what the magnitude of input v in is, and 
outputs this magnitude via line 19 in digital form. The 
manner in which this is done is discussed below with 
reference to FIGS. 3 if. Preferably, decoder 18 is a read only 
These and other objects, features, and advantages of the 
invention are further understood from the following detailed 
description of particular embodiments. It is understood, 
however, that the invention is capable of extended applica-
tion beyond the precise details of these embodiments. 
Changes and modifications can be made to the embodiments 
that do not affect the spirit of the invention, nor exceed its 
scope, as expressed in the appended claims. The embodi- 65 
ments are described with particular reference to the accom-
panying drawings, wherein: 
60 memory (ROM) programmed with the truth table relating 
comparator input states to the magnitude of Vim but more 
broadly could be any logical device effective to interpret a 
digital input and translate it according to a preset logical rule 
into a corresponding output. 
Trigger biases of the comparators of FIG. 2 are set via 
potentiometer 15 so that comparators in each leg trigger at 
constant increments of input signal Vin" Thus, for example, 
5,617,092 
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in ladder 14 fed by an input from folding circuit 12 having 
modulus mn , comparators Cm", 1=1, 2, ... , mn-I, trigger at 
corresponding intervals v,(n.li=l~v, i.e. ~v, 2~, ... , (m,,-
I)~v respectively, where ~v is the least significant bit, 
typically in volts. Because of the symmetry of the folding 5 
functions dictated by circuits 12, and because the folding 
period of each folding function is 2m", if the origins of Yin 
and the outputs of the folding circuits are registered (outputs 
of all N folding circuits 12 are zero for vin=O), vin=mn~v 
10 
corresponds to the maximum output of each folding circuit, 
and v· =2m ~v corresponds to the minimum output of each 
foldidi circ~it. A further consequence is that input levels v, 
align from ladder to ladder, i.e. V'(i.I)=V'(Z,I)= ... =V'(N.J)= 
~v, v'(i,Z)=v,(Z,Z)= ... , V'(N.2)=2~~, etc., with. specific 15 
exceptions discussed below concerrnng the maxIma and 
minima of the folding function. 
FIG. 3 illustrates motivation for, and the advantages of, 
this scheme, and in particular shows the folded outputs 30, 
32, and 34, of a circuit like that of FIG. 2, having three 20 
folding circuits of moduli 2, 3, and 5, i.e. N=3, m l =2, m2=3, 
and m3=5. As above, the folding period of each is vj(m,)= 
2mn~v. Thus for modulus 2, the folding period is 4~v, for 
modulus 3 the period is 6~v, and for modulus 5 the period 
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where the "Normalized Input" is Yin normalized to ~v (and 
comparator tree associated with each modulus has mn-I rounded off to the next lower integer), and "Modulus 2, 3, 
comparators Cm 1=1 ... , m,,-I, biased to trigger at vin=l~v. 5" represent the three legs of FIG. 2. Integer values in the 
Thus modulus '2 has but one comparator, C2.1, biased to three columns under "Modulus" represent the number of 
trigger at vin=(l)~v, with the corresponding potentiometer comparators in the "ON" state in each leg for a given input 
bias Tm,.,=Tz,1 indicated on .FIG. 3; ~odulus 3 has two 30 signal level. Thus, for Vi" between 5~v and 6~v, the level 
comparators C3,I and C3.2, bIased to trigger at Vi"=~V and number is 5, and the comparator ladder for modulus 2 would 
2~v respectively, corresponding to biases T3.1 and T3.2; have one comparator in the "ON" state, the ladder for 
modulus 5 has four comparators, C5,1' C5.2, C5.3, and C5,4' modulus 3 would have zero comparators in the "ON" state, 
with corresponding potentiometer biases T 5,1' T 5,2' T 5,3' T5,4 and the ladder for modulus 5 would have four comparators 
set to cause the comparators to trigger at ~v, 2~v, 3~v, and 35 in the "ON" state. Inspection of the truth table reveals that 
4~v respectively. (For convenience, on FIG. 3 specific the combination of comparators in the "ON" state does not 
system comparators are listed below the value of Yin at repeat until level number 30, at which point the combina-
which they are biased to trigger, e.g. C2,l with I~v, C5,4 with tions repeat in reverse order. Thus the combinations of 
4~v, etc.). Because of the periodic nature of folded outputs comparators in the "ON" state uniquely and unambiguously 
30, 32, 34, the comparators will trigger repeatedly at fixed 40 correspond to increments in the amplitude of Vi". Stated 
periods: thus e.g. CZ,I triggers at ~v, 3~v, 5~v, etc.; C3,2 more conventionally, the dynamic range of the circuit is 
triggers at 2~v, 4~v, 8~v, etc.; C5,I triggers at ~v, 9~v, etc. thirty quantization levels. Not coincidentally, this is the 
The only increments of ~v at which no comparator trigger- product of the moduli for the three folding circuits. Because 
ing in each modulus occurs is at the peaks and troughs of the moduli are prime with respect to one another, and the 
folded waveforms 30, 32, 34, which occur for each modulus 45 folding periods of each folding function are proportional to 
at kmn~v, k=O, I, 2, ... , 00, e.g. for modulus 2 (mn=2), 0, that function's modulus, the folding functions cannot repeat 
2~v, 4~v, 6~v etc.; for modulus 3, 0, 3~v, 6~v, etc.; for the same phase relationship with respect to one another in 
modulus 5, 0, 5~v, lO~v, etc. The peaks and troughs of the less than a span of ~v times the product of the moduli. The 
folded input for one leg will align with level transitions of number of comparators necessary to implement this circuit, 
the other legs. 50 however, is only 7, i.e. Ln(m,,-I)=Lnmn-N=10-3=7, con-
The truth table for this scheme is as follows: siderably less than the thirty which one would need to 
Normalized Modulus 
Input 2 3 5 
implement a conventional flash analog to digital converter of 
equal dynamic range. More generally, the dynamic range of 
the circuit of FIG. 2 is the product of the moduli of the its 
55 N folding circuits times ~v, the number of comparators 
--------------------- necessary to implement the circuit is Ln(mn-I), and the 
0 0 0 0 
1 1 1 
2 1 2 
3 0 2 
4 0 1 
5 1 0 
6 1 0 
7 0 1 
8 0 2 
9 1 2 
10 1 1 
11 0 0 














number of comparators necessary to do this will always be 
less khan the number of input signal levels which can be 
resolved. 
A source of error in the circuit of FIG. 2, or in any circuit 
employing comparators, is an input signal whose magnitude 
lies near a trigger point of one or more comparators. Circuit 
elements will have small performance discrepancies among 
components, which inevitably result in small variances in 
65 the triggering of individual comparators. The circuit of FIG. 
2 requires triggering of a comparator in each of several legs 
simultaneously each time input signal Yin crosses I~v, for 
5,617,092 
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any 1. In FIG. 3, for example, as vin crosses 2~v, compara-
tors C3 •2 and CS•2 should trigger to the "ON" state simulta-
neously. However, if the parameters or biasing of compara-
tors C3 •2 and CS•2 vary slightly, a magnitude of vin very close 
to 2~v could result in one of the comparators being triggered 5 
on, and one not, the result of which is that the code output 
to decoder 18 is wrong, resulting in a large output error. It 
is thus desirable that data resulting from an input near a 
comparator transition be discarded. The circuit of FIG. 4 
does this. This circuit is identical to that of FIG. 2, but has 10 
associated with the comparator ladder for n=l an additional 
set ofmj+l comparators C'm!.p, p=l, ... , mj+1. (Please see, 
e.g., FIG. S, the response curve of modulus 2.) These 2mj 
comparators are deployed as follows: mj-l of them are 
paired with respective ones of the original mj-l compara- 15 
tors in comparator ladder 14j, and biasing potentiometer IS, 
IS' set so that one comparator in each pair will trigger just 
below a desired transition point, and the other just above it. 
By deploying the comparators in this manner, one effec-
tively brackets each code transition point in the dynamic 20 
range of the system. 
As an illustration, the original comparator threshold level 
for mj=2 in FIG. 3 is replaced by two threshold levels (one 
slightly above the original threshold level, and one slightly 
below, to bracket decimation bands 36 at l~v, 3~v, 5~v, etc.) 25 
as shown in FIG. S. Also shown are the remaining two 
threshold levels, one just below the maximum (at 2~v, 6~v, 
etc.), and one just below the minimum (at 4~v, 8~v, etc.) to 
form decimation bands 36 disposed about the maxima and 
minima of folded waveform 30. In this manner each level 30 
transition, i.e. each increment of ~v in vin is bracketed by a 
pair of comparators, throughout the entire dynamic range of 
the circuit. 
In practice, the comparators in each pair are biased to 
ensure a triggering difference in Vin between them larger 35 
than any anticipated drift or offset due to component imper-
fections, etc. This triggering difference, or bracket width, is 
indicated by numeral 36 in FIG. S. Parity check circuit 42 
reads the states of these 2mj comparators to determine 
whether an even or odd number of them are "ON." For an 40 
input signal outside any of brackets 36, i.e. distant from any 
level transition, but above zero, the comparator associated 
with the signal trough will be "ON." As vin passes among the 
transition levels, so long as vin is outside any decimation 
band 36, each pair of comparators associated with the 45 
various transition levels will have the same state, either on 
or off, and the total number of on-comparators will be odd. 
Upon vin entering a decimation band 36, the lower biased 
comparator associated with the band triggers, but the higher 
biased comparator still remains off. Circuit 42 identifies the 50 
change in parity from odd to even, and suppresses data 
transmission, e.g. discards the current data point. 
As just discussed, one can implement this parity checking 
scheme with any comparator ladder 14. Preferably one will 
do so with the ladder corresponding to smallest circuit 55 
modulus, to minimize the number of comparators in the 
circuit. 
The invention has been described in what is considered to 
be the most practical and preferred embodiments. It is 
recognized, however, that obvious modifications to these 
6 
embodiments may occur to those with skill in this art. 
Accordingly, the scope of the invention is to be discerned 
from reference to the appended claims, wherein: 
I claim: 
1. An analog to digital converter comprising: 
means for receiving an input; 
means for directing said input to N folding circuits, said 
N being an integer greater than or equal to 2, each of 
said N folding circuits being effective for folding said 
input in accordance with a corresponding N preselected 
folding functions, each of said folding circuits having 
an associated integer modulus mn , n=l, ... , N; 
wherein the folding period of each of said folding circuits 
is 2mn; and 
all moduli mn are relatively prime with respect to one 
another. 
2. The analog to digital converter of claim 1, wherein said 
converter further comprises: 
N comparator ladders, each of said ladders operatively 
connected to the output of a respective one of said 
folding circuits; and 
means for detecting the output state of each comparator in 
each said comparator ladder. 
3. The analog to digital converter of claim 2, wherein the 
number of comparators in the nth of said comparator ladders 
is at least mn-1. 
4. The analog to digital converter of claim 3, wherein: 
comparators in each said ladder are numbered 1=1, ... , 
mn -1, and biased effective to cause the lth comparator 
in each of said ladders to trigger at substantially the 
same amplitude of input signal. 
S. The analog to digital converter of claim 3, wherein: 
at least one of said ladders comprises mn + I additional 
comparators, mn-l respective ones of said additional 
comparators being paired with respective ones of said 
at least one of said comparator ladders to form a 
plurality of comparator pairs; and 
wherein one comparator in each of said pairs is biased to 
trigger at an input signal amplitude smaller than that of 
the other comparator of said comparator pair; 
wherein one of said additional comparators is biased to 
trigger at about the signal minimum of the nth of said 
folding functions, and one of said additional compara-
tors is biased to trigger at about the signal peak of the 
nth of said folding functions. 
6. The analog to digital converter of claim S, wherein said 
at least one of said ladders is the one of said N comparator 
ladders associated with the folding circuit having the small-
est mn • 
7. The analog to digital converter of claim S, further 
comprising a parity checking circuit operatively connected 
to receive the output of said additional comparators and said 
comparators of said at least one of said comparator ladders, 
said parity checking circuit being effective, responsive to 
said output, to determine whether the total number of said 
comparators and said additional comparators is odd or even. 
* * * * * 
